Efficient Equivalence Checking of Nonlinear Analog Circuits using Gradient Ascent

Kemal Çağlar Coşkun
Institute of Computer Science, University of Bremen
Bremen, Germany
kcoshuk@uni-bremen.de

Muhammad Hassan
Institute of Computer Science, University of Bremen
Cyber-Physical Systems, DFKI
Bremen, Germany
hassan@uni-bremen.de

Lars Hedrich
Institute of Computer Science, University of Frankfurt/Main
Cyber-Physical Systems, DFKI
Bremen, Germany
hedrich@em.cs.uni-frankfurt.de

Rolf Drechsler
Institute of Computer Science, University of Bremen
Cyber-Physical Systems, DFKI
Bremen, Germany
drechsler@uni-bremen.de

ABSTRACT

In this paper, we present an optimized methodology for performing state-space-based equivalence checking of nonlinear analog circuits by using a gradient-ascent-based search algorithm to efficiently traverse a common state space. Essentially, the method searches for critical regions where the functional behaviors of two circuit designs show the greatest divergence. The key challenges in this approach are the mapping of both designs onto a common canonical state space, the computation of the gradient, and the exclusion of unreachable regions within the state space. To address the first challenge, we use locally linearized systems and leverage the Kronecker Canonical Form (KCF). To facilitate the computation of the gradient, we employ a purpose-built target function, and to exclude unreachable regions, we utilize vector projection techniques. Through experiments with nonlinear analog circuits and a scalability analysis, we demonstrate the successful and efficient computation performed with the proposed methodology, achieving speedups of up to 468 times.

CCS CONCEPTS

• Hardware → Analog and mixed-signal circuits; Equivalence checking; Functional verification.

KEYWORDS

equivalence checking, analog circuits, formal verification, state-space methods, gradient methods, optimization, circuit analysis

ACM Reference Format:

1 INTRODUCTION

Analog design verification has been hindered by the increased complexity of analog circuits and the growing system integration of analog and digital circuits. SPICE-level simulations [16], coupled with manual inspection of simulation results, are considered the standard approach and cannot be disregarded. However, the extensive time required for SPICE-level simulations presents a fundamental barrier to automated analog verification [3]. To address this issue and achieve faster simulation speeds and early design verification of the Design Under Verification (DUV), various levels of circuit design abstraction can be employed. These alternative representations range in complexity from behavioral models to streamlined netlists to pre-extraction netlists that are free from parasitic elements.

As a result, the attractiveness of using top-down design principles is ever-increasing for analog systems. Particularly, the Timed Data Flow (TDF) Model of Computation (MoC) provided in SystemC [4] and behavioral models in Verilog-A [2] can accelerate simulation speed by up to 100,000 times [3] and 100 times [14], respectively, and allow for early design verification. However, the scarcity of suitable equivalence checking methodologies between more abstract (e.g., Verilog-A) and less abstract (e.g., SPICE-level) models remains a significant obstacle to the adoption of top-down design principles.

Equivalence checking techniques determine whether two design implementations are functionally equivalent. The implementations may operate at several abstraction levels and be designed in different description environments, such as transistor netlists and system-level languages. While equivalence checking methods are widely used in the digital domain [8, 15, 9], analogous techniques that are formal or at least formalized remain scarce in analog circuit design practices [21, 20, 11, 12, 10, 19, 18, 1, 17]. When examining formal and formalized methodologies for equivalence checking, the considered approaches typically include state-space coverage, model checking, and reachability based methods. Although some of these equivalence checking techniques successfully and reliably handle linear models [5, 6], nonlinear models pose a significant challenge. As a result, there is still a lack of confidence regarding the application of high-level models for nonlinear analog circuits.

Contribution. In this paper, we propose an efficient equivalence checking methodology for nonlinear analog circuits. To this end, we use a gradient-ascent-based search algorithm to efficiently traverse a common canonical state space. Essentially, the method searches for critical regions where the functional behaviors of the two designs show the greatest divergence. The key challenges in this approach are the mapping of both designs onto a common canonical state space, the computation of the gradient, and the exclusion of unreachable regions within the state space. To overcome
We combine these methods in a novel algorithm to solve the aforementioned challenges, we make the following contributions:

- To create a common canonical state space, we leverage the Kronecker Canonical Form (KCF) that is also used in the tool Vera [11, 10].
- We introduce a purpose-built target function that enables the search for regions with the greatest divergence.
- We calculate the gradient of this target function in relation to the common canonical state space variables.
- We utilize vector projection techniques to exclude unreachable regions from the search space and eliminate false negatives.

We combine these methods in a novel algorithm to solve the aforementioned challenges in a unified approach.

Afterwards, we demonstrate the applicability and the runtime efficiency of our methodology, which achieves speedups of up to 468 times, through three case studies: the Band-Pass Filter (BPF) and the Operational Transconductance Amplifier (OTA) circuit, illustrating its applicability on weakly and strongly nonlinear circuits, respectively; and the freely scalable active low-pass filter, demonstrating its scalability. The models in these case studies include Verilog-A models as well as SPICE-level circuits featuring full BSIM transistor models.

### 2 RELATED WORK

In a survey on equivalence checking [21], the research up to 2007 was evaluated, and it was noted that every method uses a priori knowledge of the DUV during the development stage. [20] also provided a comparison of several equivalence checking techniques, besides proposing a novel method based on reachability. The authors pointed to the difficulty in defining the coverage metrics and noted that many methods attempt to strike a compromise between completeness and pessimism.

Each subsequent paragraph of this section presents a summary of a unique approach to analog equivalence checking. A concise overview is seen in Table 1, which highlights the key aspects of each approach and how the proposed work differs.

A simulation-based equivalency checking approach was studied in [18], where mapping methods for comparing signals in different domains were created. Also, by developing methods to decrease the input space, the high computational cost of simulation-based approaches was lessened. However, the utilized conventional system-level simulation stimuli do not entirely encompass all behavior. The authors emphasize this fact by referring to their method as semi-formal. Additionally, [1] established a systematic technique with an emphasis on circuit features while working on simulation-based equivalence. The potential incompleteness of the externally provided testbench, however, was not addressed. In [17] an optimization-based approach with automatic input generation was used to address the coverage issue of simulation-based verification. It is debatable however whether the specified set of input parameters can represent all necessary input shapes.

Another group of equivalence checking approaches, which employ graphs and mathematical equations, were developed in [5–7]. These approaches aimed to establish mappings between circuit models of various abstractions by utilizing graph and equation simplification methods. While the methods presented in [5, 6] achieve full coverage, they are limited to linear circuits. This limitation was partly alleviated in [7], where support for static nonlinear circuits was added, at the expense of tolerating approximations. Importantly, due to the reliance on equation simplification techniques, these methods are unable to fully support complex SPICE models.

The state-space-based equivalence checking approach in Vera [11, 12, 10, 19], compares the vector fields of two models on a point grid. Over time, this approach has been extended to support models with differential-algebraic equations [12] and multi-input multi-output circuits [19]. Also in [19], the issue of false negatives that arise due to the exploration of unreachable regions was addressed with a reachability method for the point grid.

The proposed methodology is also a state-space approach and addresses the efficiency and scalability issues of approaches that rely on point grids, such as [19]. It builds upon some of the underlying methods of Vera, particularly the canonical state space. To increase efficiency, it uses gradient ascent to swiftly traverse the canonical state space and precisely find critical regions, as seen in Table 1. It also develops a vector projection based methodology to exclude unreachable regions from the search space, and combines these techniques in a novel algorithm.

### 3 PRELIMINARIES

In this section, we provide a brief overview of the methods employed for mapping both circuit models to a common canonical state space. As a first step, two nonlinear, implicit Differential-Algebraic System of Equations (DAE) that separately describe the behavior of both circuits, are obtained. Next, these equations are linearized around a given operating point to obtain a linear DAE. Afterward, order reduction techniques are employed with the KCF to transform the equations into a linear, explicit system of ordinary differential equations (ODE) in a canonical form.

These steps facilitate the establishment of a mapping between both circuits for a given operating point. To approximately preserve this mapping throughout the canonical state space, both the circuit specific state space and the common canonical state space are traversed synchronously.

#### 3.1 Linearization

The mentioned nonlinear, implicit DAE given as

\[
\ddot{x}(t) + \dot{x}(t) + u(t) = 0
\]
which in our case is also time-independent, can be obtained with the Modified Nodal Analysis (MNA) [13] method.

The linearization of this DAE around an operating point $\mathbf{op}$, with the condition $\mathbf{op}_c = (\tilde{x} = \tilde{x}_{\text{op}}, \tilde{u} = \tilde{u}_{\text{op}})$ leads to the linear DAE given as

$$\frac{\partial^2 \mathbf{f}}{\partial \tilde{x}^2} \mathbf{op}_c (\tilde{x}(t) - \tilde{x}_{\text{op}}) + \frac{\partial \mathbf{f}}{\partial \tilde{u}} \mathbf{op}_c (\tilde{u}(t) - \tilde{u}_{\text{op}}) = 0$$

which we rewrite for better readability by hiding the dependency on $t$, using $J_k$ to denote the Jacobian matrices, and representing local perturbations with $\delta$, to get:

$$J_k \cdot \delta \tilde{x} + J_k \cdot \tilde{u} = J_k \cdot \tilde{x}_{\text{op}}$$

3.2 Calculating the Canonical Form

Next, this linear DAE is transformed to the KCF by changing the base, and to a final form with order reduction. These steps are simultaneously done with two transformation matrices, $E_r$ and $F_r$, that satisfy the following properties

$$E_r \cdot J_k \cdot F_r = I$$
$$E_r \cdot J_k \cdot F_r = -\Lambda$$

where the subscript $r$ denotes ‘reduced’ and $\Lambda$ is a sorted diagonal matrix with the eigenvalues on the main diagonal. For brevity, we refrain from describing the sorting rule used for $\Lambda$, and the derivation of $E_r$ and $F_r$, instead, we recommend [10] for further information.

The canonical form is obtained by substituting $\delta \tilde{x} = F_r \cdot \tilde{z}$ and $\tilde{z} = F_r \cdot \tilde{z}$, and multiplying with $E_r$ from the left,

$$E_r \cdot J_k \cdot F_r \cdot \tilde{z} + E_r \cdot J_k \cdot \tilde{u} \cdot \delta \tilde{u} = E_r \cdot J_k \cdot \tilde{x}_{\text{op}}$$

which simplifies with Eq. (2) to

$$\tilde{z} = \Lambda \cdot \tilde{z} - E_r \cdot J_k \cdot \tilde{u} \cdot \delta \tilde{u} + E_r \cdot J_k \cdot \tilde{x}_{\text{op}}$$

This form is used in Sec. 4.2 and 4.3 to calculate the error, the gradient, and the locally movable directions. Additionally, $F_r$ is used to traverse the common canonical state space synchronously with the individual state spaces of the circuits. This is accomplished by transforming the steps $\Delta \tilde{z}$ in the canonical state space to steps in the individual state spaces with

$$\Delta \tilde{x} = F_r \cdot \Delta \tilde{z}$$

In the next section, we present our methodology based on gradient ascent.

4 GRADIENT-ASCENT-BASED EQUIVALENCE CHECKING METHODOLOGY

In this section, we present our novel gradient-ascent-based equivalence checking methodology for analog circuits.

First, we provide an overview of our proposed methodology along with the algorithm that drives it. Then, we describe our proposed target function and the calculated gradient. Afterwards, we explain the use of vector projection to avoid traversing unreachable regions in the state space.

4.1 Overview and Algorithm

The overview of the algorithm driving our equivalence checking methodology is given in Algorithm 1. The core of the approach lies in the repeat-until loop, which implements the gradient-ascent-based traversal. The loop starts with a new point in the state space, $x_{\text{op}}(C)$ and obtains the canonical form (lines 5, 6) as described in Sec. 3. In line 7, $x_{\text{op}}(A)$ and $x_{\text{op}}(B)$, which are needed for the error and gradient calculations, are calculated. The gradient and the next step are calculated in lines 8 and 9 according to Sec. 4.2 and Sec. 4.3, respectively. In line 10 the pointwise equivalence error $\epsilon_{\text{op}}$ is calculated and saved to a local file. Finally, the step in the common and individual state spaces are taken in lines 11 and 12, respectively.

To find the global maximum, we use an outer for loop that initiates the traversal from multiple inputs, overcoming potential local maxima. The set of inputs, $U_s$, is given to the algorithm as an input parameter.

Note that the approach does not involve transient simulations.

4.2 Target Function and Gradient

For equivalence checking, our methodology searches for the region in the common canonical state space, where the functional difference between both circuits is most significant. This difference is defined by the derivatives of the canonical state space variables and is given as

$$\epsilon_{\text{op}} = ||x_{\text{op}}(A) - x_{\text{op}}(B)||_2$$

Note that, when doing a search for the maximum value of some variable $x$, one can set the target function to be $f(x)$, as long as $f$ is monotonically increasing for all values of $x$. Since $\epsilon_{\text{op}}$ is always non-negative, we define the target function as

$$\epsilon = ||x_{\text{op}}(A) - x_{\text{op}}(B)||^2$$

to facilitate the calculation of the gradient, which is,
we can further simplify the expression for $\varphi$

$$\varphi = \varphi_0 + \frac{\partial \varphi}{\partial \theta} \Delta \theta$$

Using the chain rule, this expression simplifies to

$$\varphi = \left[ \frac{\partial \varphi}{\partial \theta} \right] \Delta \theta$$

We can further simplify the expression for $\varphi$

$$\varphi = \left[ \frac{\partial \varphi}{\partial \theta} \right] \Delta \theta$$

and using the following, derived relationship from Eq. (3),

$$\frac{\partial \varphi}{\partial \theta} = \Lambda$$

we can further simplify the expression for $\varphi$ to,

$$\varphi = \left[ \Lambda \right] \Delta \theta$$

However, traversing the state space solely based on this gradient can lead to the exploration of unreachable regions. This is undesired, since, especially for behavioral models, the behavior only needs to be equal in plausible conditions. To address this issue, we utilize the vector projection method, which is explained in the next section.

### 4.3 Avoiding Unreachable Regions with Vector Projection

The range of a circuit’s variable values is typically confined by the circuit’s characteristics, the bounds of the initial states, and the bounds of inputs. Together, these feasible values define the ‘reachable’ regions in the state space, as opposed to the ‘unreachable’ regions. The methodology should avoid the unreachable regions, since comparing two models outside their designed operating conditions may produce false negatives.

To avoid unreachable regions, we neither compute the complete unreachable region, nor the complete reachable region, to save computing resources. Instead, we ensure that each step of the traversal is taken towards a reachable direction, thereby never stepping out of the reachable regions.

To compute the reachable directions for a point $op$ in the state space, we first use the linear canonical form in Eq. (3) to compute the natural direction of state change, i.e. the unit vector in the direction of $\ddot{z}_{\text{op}}, \ddot{u}_{\text{op}}$. Then, a reachable direction is defined as a unit vector such that the angle between it and $\ddot{u}_{\text{op}}$ is at most the relaxation parameter $\phi_{\text{max}}$. This relaxation is to account for the uncertainties in the models. The set of all reachable directions is then defined as,

$$D_{\text{op}} = \left\{ \left[ \phi_{u,1} + \phi_{S}, \ldots, \phi_{u,n-1} + \phi_{S} \right] \right\}$$

where $\phi_{u,i}$ is the $i$th angular coordinate in the hyperspherical coordinate system for the vector $u_{\dot{z}_{\text{op}}}$.

The relaxation parameter, set uniquely from the interval $[0^\circ, 90^\circ]$ for each analysis, should reflect the uncertainty of the model that is used to calculate $\ddot{u}_{\text{op}}$. Just one of the two circuit models, chosen individually per analysis, is used in this procedure. Generally, the model at a lower abstraction level should be preferred, since it will be more realistic and accurate.

To calculate the next step of the traversal, $\ddot{z}_{\text{op}}$, we adjust the magnitude of the gradient $\ddot{z}_{\text{op}}$ (from Eq. (6)) with the learning rate $r_\varphi$ and project it onto $D_{\text{op}}$, if the next step will fall outside the set of initial states $Z_i$:

$$r_\varphi = r_1 \cdot r_\varphi$$

$$\phi_{\text{op},i} = \min(\max(\phi_{\text{op},i}, \phi_{\text{S}, \max}), \phi_{\text{S}, \max})$$

where

$$\phi_{\text{op},i} = \left[ \phi_{u,1}, \ldots, \phi_{u,n-1} \right]^T$$

$$\ddot{z}_{\text{op}} = \left[ \phi_{u,1}, \ldots, \phi_{u,n-1} \right]^T$$

The vector projection in Eq. (7) is not performed when the next step falls within the set of initial states $Z_i$, because the circuit can reach any point within $Z_i$, even if that specific point cannot be reached from the current state, $op$.

The next step of the traversal is then executed as

$$\ddot{z}_{\text{next}} = \ddot{z}_{\text{op}} + \ddot{z}$$

thereby keeping the traversal in the reachable regions.

The methodology can be implemented with the derived equations 5, 6, 7, and 8 to efficiently do equivalence checking between the models. We demonstrate this on some case studies in the next section.

### 5 EXPERIMENTAL EVALUATION

In this section we conduct three case studies to demonstrate the applicability and efficiency of our methodology: a BPF and a highly nonlinear OTA circuit to analyze its applicability and compare it with past work, and a scalable active low-pass filter to analyze the scalability of our methodology.

Among the approaches given in Table 1, the error and runtime results are compared only against Vera [11, 12, 10, 19], since [5–7] are limited in their applicability and [18, 1, 17] provide neither available, open-source implementations, nor enough details of the models used in the experiments for replication.

#### 5.1 Experimental Setup

For all experiments, we set $\phi_{\text{S, max}}$ to $30^\circ$, based on the level of exactness of the model parameters. This value should be initially set to a high value and reduced if the location of the maximum error in the state-space seems unreasonable. How this location can be analyzed is shown in Section 5.3. Also, since $\ddot{z}_{\text{op}}$ is an absolute value and difficult to understand, we report a relative error given as

$$\epsilon = \frac{\max \left( \frac{\ddot{z}_{\text{op}}}{\varphi_{\text{S, max}}} \right)}{\max \left( \frac{\ddot{z}_{\text{op}}}{\varphi_{\text{S, max}}} \right)}$$

which normalizes $\ddot{z}_{\text{op}}$ such that the relative error, $\epsilon$, falls in the range 0 to 1, making it more intuitive.

All computations were performed on a four-core virtual environment with 16 GB RAM, on an octa-core AMD Ryzen 7 PRO 4750U machine with 32 GB RAM.
Table 2: Equivalence Results for the BPF and OTA Models

<table>
<thead>
<tr>
<th></th>
<th>$\epsilon_{r,\text{max}}$</th>
<th>Speedup</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>Avg. Step</td>
<td>Vera $^{\text{a}}$</td>
</tr>
<tr>
<td>BPF</td>
<td>0.48</td>
<td>$3.191 \times 10^{-4}$</td>
</tr>
<tr>
<td></td>
<td>0.26</td>
<td>$2.399 \times 10^{-4}$</td>
</tr>
<tr>
<td></td>
<td>0.10</td>
<td>$2.496 \times 10^{-4}$</td>
</tr>
<tr>
<td>OTA</td>
<td>0.24</td>
<td>0.3221</td>
</tr>
</tbody>
</table>

$^{\text{a}}$ This: The proposed methodology

5.2 Band-Pass Filter

In our first case study, we check whether the methodology can correctly analyze two weakly nonlinear and very similar BPF models, which are typically useful in fields such as sound production. The models are on the SPICE-level and are designed using a two-stage Sallen-Key topology with a linear gain of 1.957, and lower and higher cutoff frequencies of 981 Hz and 2.58 kHz, respectively. We induce a slight difference between the models by connecting a load resistance of 10 kΩ to one of the circuits and check whether our methodology can catch this difference properly.

As seen from the BPF results in Table 2, we ran multiple analyses with increasing precision, i.e. decreasing average step. For all of these analyses, the initial parameters are given as $U_i = \{-1, -0.5, 0, 0.5, 1\}$ and $Z_i = \{(z_1, z_2)|z_1, z_2 \in [-0.5, 0.5]\}$. To facilitate a comparison with the original methodology from Vera, the parameter $r_1$ was adjusted such that the average step size during the traversal was similar to the average step size taken by Vera. Furthermore, the denominators in Eq. (9) were made equal by choosing the larger value from both methodologies.

The small relative error values in the BPF results of Table 2 are as expected, given the very slight difference between the models. Also, the slight difference between the relative error measures obtained from Vera and this methodology is reasonable, since the method used to exclude unreachable regions differs between the methodologies. Therefore, the traversed state-space regions are slightly different in both cases.

In the next section, we perform an additional case study that significantly differs from this one.

5.3 Operational Transconductance Amplifier

In our second case study, we apply the methodology to a scenario contrasting with the first case study by analyzing two strongly nonlinear and considerably different models. To be precise, we compare a SPICE model and a Verilog-A behavioral model, both representing an OTA circuit. The SPICE model is a single-ended, two-stage OTA with 10 transistors. The transistors are MOSFET models of level 49, which is an enhanced version of BSIM3v3.

The behavioral model implements several key behavioral properties of the OTA. Firstly, for the main behavior, the voltage-to-current amplification, it uses a hyperbolic tangent function. Secondly, it linearly models the common mode rejection ratio. Thirdly, it considers saturation conditions through the use of if statements. Finally, the model includes two internal load resistances and an internal load capacitance.

The relative error and runtime results for the OTA are also given in Table 2, where we observe that the relative error result is huge, approximately 26%. This was anticipated, due to the stark contrast between the strong nonlinearities present in the MOSFET models of the SPICE model and the relatively weaker nonlinearity of the behavioral model.

In the following, we will show how these results can be used to improve the models by looking at the traces of the state-space traversal and at the variable values when the maximum error happens. For an initial impression, we check the complete state-space traversal given in Figure 1. Since only three variables can be displayed in a 3D plot, we choose the three most relevant variables: the positive input voltage to the OTA, the $z$ variable in the common canonical state-space, and the relative error $\epsilon_r$. The multiple traversals (all ending with an arrowhead) are iterations of the outer loop of Algorithm 1, used to find the global maximum. The point of maximum error is indicated on the plot with a red dot.

The positive input voltage to the OTA at the point of maximum error is 2 volts, whereas the derivative of the output voltage for the SPICE-level model and the behavioral model are $-13.65 \times 10^6$ V/s and $-39.55 \times 10^6$ V/s, respectively.

With a 2 pF load capacitance connected at the output, we can get the output current from the derivative of the output voltage with

$$I_{\text{out}} = C_L \frac{dV_{\text{out}}}{dt}$$

which is $-27.302 \, \mu\text{A}$ for the SPICE-level model and $-79.09 \, \mu\text{A}$ for the behavioral model. As discussed previously, the input-voltage-to-output-current amplification is implemented with a hyperbolic tangent function. If it is desired that the behavioral model behaves more similar to the SPICE model at an input of 2 volts, this behavior must be revised.

This analysis demonstrates that the methodology is capable of handling strongly nonlinear models as well as models that significantly differ from one another, and that it can be used to find problematic regions of the models that cause differences.

As a final note, the slight difference to the reported relative error value of Vera is once again expected, due to the differences in avoiding unreachable regions.

5.4 Scalability Analysis

In this section, we conduct a scalability analysis using a freely scalable active low-pass filter. Instead of delving into the intricacies of a detailed low-pass implementation, the focus in this section is on the scalability properties of the proposed methodology. Therefore, the implementation consists of simple RC branches and ideal voltage-dependent current sources, as seen in Figure 2. To introduce

![Figure 1: The state-space traversal for the OTA models.](image-url)
a nonlinearity difference, a current source of one of the two circuits was modeled nonlinearly.

To create a circuit with \( n \) dimensions in the state-space, we replicate the three-port network shown in Fig. 2 \( n \) times and connect these in series. Specifically, for the \( i \)th network, we connect \( V_{i,1} \) to \( V_{i-1,1} \) and \( V_{i,2} \) to \( V_{i+1,1} \), with two exceptions: in the first network \((i = 1)\), \( V_{1,1} \) is connected to a voltage source, and in the final network \((i = n)\), \( V_{n,2} \) is short-circuited. The \( n \) capacitors in the circuit create \( n \) dimensions in the common canonical state space, since we don’t use order reduction for these experiments. Additionally, to ensure comparability across experiments, we adjust the parameters so that the average step size for all cases is approximately 0.2.

The results of this analysis are displayed in Table 3, showing the higher efficiency and scalability of the proposed methodology. This is achieved thanks to the gradient-based traversal, which eliminates the exponential complexity of point-grid-based approaches. However, after the number of dimensions reaches approximately 8, the \( n \) dimensional matrix operations, rather than the space traversal, emerge as the dominant bottlenecks of the algorithm. Nevertheless, since one of the compared circuits is usually on a higher abstraction level, and thanks to the order reduction done with \( E_r \) and \( F_r \), the common canonical state space of the analog circuits is almost always smaller than the practical limit of the methodology.

6 CONCLUSION

In this paper, we developed a novel equivalence-checking methodology with gradient ascent for nonlinear analog circuits. The approach uses a custom gradient-ascent algorithm, designed to address the specific requirements of the equivalence-checking methodology based on the canonical state space. We used the KCF, a novel target function for the gradient, and introduced a novel application of vector projection techniques to avoid false negatives. We validate our methodology with three case studies and demonstrate its runtime efficiency and scalability as seen in Tables 2 and 3.

This paper can be extended in two potential ways. To begin, the current methodology obtains the linearized system from one of the supported external circuit simulators. Any of these simulators that are open source can be modified to provide the second derivatives of the state variables as well. Incorporating this additional information with Eq. (1) and (3), can enable us to obtain the second derivative for the target function. Consequently, a search algorithm such as the Newton–Raphson method, which needs the second derivative but has better convergence properties, may be used.

Secondly, to enhance efficiency even further, we can consider making the learning rate parameter \( r_f \) adaptive. By doing so, the methodology can dynamically adjust the learning rate based on the characteristics of the circuit being analyzed, leading to potential improvements in convergence and computational efficiency.

ACKNOWLEDGMENTS

This research was supported by BMBF under the ECXL grant (grant no. 01IW22002).

REFERENCES


Table 3: Runtimes (s) & Speedup for Increasing Number of Dimensions

<table>
<thead>
<tr>
<th>Number of Dimensions (( n ))</th>
<th>2</th>
<th>4</th>
<th>6</th>
<th>8</th>
<th>10</th>
</tr>
</thead>
<tbody>
<tr>
<td>Runtime (in seconds)</td>
<td>Vera</td>
<td>2.4</td>
<td>2014</td>
<td>.a</td>
<td>.a</td>
</tr>
<tr>
<td>Proposed Work</td>
<td>0.6</td>
<td>4.3</td>
<td>51</td>
<td>880</td>
<td>23400</td>
</tr>
<tr>
<td>Speedup</td>
<td>4×</td>
<td>468×</td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

- Terminated by the Linux Out-Of-Memory Killer

Figure 2: Three-port network used in the scalable low-pass filter.

Vera 2.4 2014 -a -a