HOME | KONTAKT

Logo Universität Bremen
LOGO AGRA | AG Rechnerarchitektur



Arbeitsgruppe Rechnerarchitektur / AGRA | Informatik | FB03 | Universität Bremen

Dr. Nils Przigoda


Mein Forschungsschwerpunkt ist die formale Verifikation von abstrakten Modellen wie z. B. UML. Darüber hinaus beschäftige ich mich mit Reversibler Logik und Quantencomputern.

WiMi

Frame Conditions in the Automatic Validation and Verification of UML/OCL Models: A Symbolic Formulation of modifies only Statements
Autor: Nils Przigoda, Philipp Niemann, Jonas Gomes Filho, Robert Wille, Rolf Drechsler
Zeitschrift: Computer Languages, Systems & Structures
Details: DOI: 10.1016/j.cl.2017.11.002, Volume 54, Pages 512-527 (2018)

Towards a Verification Flow Across Abstraction Levels:
Verifying Implementations Against Their Formal Specification

Autor: Pablo Gonzalez-de-Aledo, Nils Przigoda, Robert Wille, Rolf Drechsler, Pablo Sanchez
Zeitschrift: IEEE Transactions on Computer Aided Design of Integrated Circuits and Systems
Details: DOI: 10.1109/TCAD.2016.2611494, 36(3):475-488 (2017)

Verifying the Structure and Behavior in UML/OCL Models Using Satisfiability Solvers
Autor: Nils Przigoda, Mathias Soeken, Robert Wille, Rolf Drechsler
Zeitschrift: IET Cyber-Physical Systems: Theory & Applications
Details: DOI: 10.1049/iet-cps.2016.0022, Volume 1, Issue 1, pp. 49-59 (2016)

Analyzing Inconsistencies in UML/OCL Models
Autor: Nils Przigoda, Robert Wille, Rolf Drechsler
Zeitschrift: Journal of Circuits, Systems and Computers
Details: DOI: 10.1142/S0218126616400211, Volume 25, Issue 03 (2016)

Effect of Negative Control Lines on the Exact Synthesis of Reversible Circuits
Autor: Robert Wille, Mathias Soeken, Nils Przigoda, Rolf Drechsler
Zeitschrift: Multiple-Valued Logic and Soft Computing
Details: Volume 21, Number 5-6, 2013, pp. 627-640 (2013)

Analyzing Frame Conditions in UML/OCL Models: Consistency, Equivalence, and Independence
Autor: Philipp Niemann, Nils Przigoda, Robert Wille, Rolf Drechsler
Konferenz: 6th International Conference on Model-Driven Engineering and Software Development (MODELSWARD)
Pdf | Referenz: pp. 139-151, Funchal, Portugal, 2018

More than true or false: Native Support of Irregular Values in the Automatic Validation & Verification of UML/OCL Models
Autor: Nils Przigoda, Philipp Niemann, Judith Peters, Frank Hilken, Robert Wille, Rolf Drechsler
Konferenz: 15th ACM-IEEE International Conference on Formal Methods and Models for System Design (MEMOCODE)
Pdf | Referenz: pp. 77-86, Vienna, Austria, 2017

Clocks vs. Instants Relations: Verifying CCSL Time Constraints in UML/MARTE Models
Autor: Judith Peters, Nils Przigoda, Robert Wille, Rolf Drechsler
Konferenz: 14th ACM-IEEE International Conference on Formal Methods and Models for System Design (MEMOCODE)
Pdf | Referenz: Indian Institute of Technology, Kanpur, India, 2016

Frame Conditions in Symbolic Representations of UML/OCL Models
Autor: Nils Przigoda, Jonas Gomes Filho, Philipp Niemann, Robert Wille, Rolf Drechsler
Konferenz: 14th ACM-IEEE International Conference on Formal Methods and Models for System Design (MEMOCODE)
Pdf | Referenz: pp. 65-70, Indian Institute of Technology, Kanpur, India, 2016

Towards a Model-Based Verification Methodology for Complex Swarm Systems
Autor: Jonas Gomes Filho, Nils Przigoda, Robert Wille, Rolf Drechsler
Konferenz: International Symposium on Electronic System Design (ISED)
Referenz: Patna, Indien, 2016

Ground Setting Properties for an Efficient Translation of OCL in SMT-based Model Finding
Autor: Nils Przigoda, Robert Wille, Rolf Drechsler
Konferenz: ACM/IEEE 19th International Conference on Model Driven Engineering Languages and Systems (MoDELS)
Pdf | Referenz: Saint Malo, Brittany, France, 2016

Fault Detection in Parity Preserving Reversible Circuits
Autor: Nils Przigoda, Gerhard Dueck, Robert Wille, Rolf Drechsler
Konferenz: 46th International Symposium on Multiple-Valued Logic (ISMVL)
Pdf | Referenz: Sapporo, Japan, 2016

Checking Concurrent Behavior in UML/OCL Models
Autor: Nils Przigoda, Christoph Hilken, Robert Wille, Jan Peleska, Rolf Drechsler
Konferenz: ACM/IEEE 18th International Conference on Model Driven Engineering Languages and Systems (MoDELS)
Pdf | Referenz: Ottawa, Kanada, 2015

Leveraging the Analysis for Invariant Independence in Formal System Models
Autor: Nils Przigoda, Robert Wille, Rolf Drechsler
Konferenz: Euromicro Conference on Digital System Design (DSD)
Pdf | Referenz: Funchal, Madeira, Portugal, 2015

Verification-driven Design Across Abstraction Levels - A Case Study
Autor: Nils Przigoda, Jannis Stoppe, Julia Seiter, Robert Wille, Rolf Drechsler
Konferenz: Euromicro Conference on Digital System Design (DSD)
Pdf | Referenz: Funchal, Madeira, Portugal, 2015

Contradiction Analysis for Inconsistent Formal Models
Autor: Nils Przigoda, Robert Wille, Rolf Drechsler
Konferenz: IEEE International Symposium on Design and Diagnostics of Electronic Circuits and Systems (DDECS'15)
Pdf | Referenz: Belgrade, Serbia, 2015

A Generic Representation of CCSL Time Constraints for UML/MARTE Models
Autor: Judith Peters, Robert Wille, Nils Przigoda, Ulrich Kühne, Rolf Drechsler
Konferenz: Design Automation Conference (DAC)
Pdf | Referenz: San Francisco, 2015

A Compact and Efficient SAT Encoding for Quantum Circuits
Autor: Robert Wille, Nils Przigoda, Rolf Drechsler
Konferenz: IEEE Africon
Pdf | Referenz: Mauritius, 2013

Exact Synthesis of Toffoli Gate Circuits with Negative Control Lines
Autor: Robert Wille, Mathias Soeken, Nils Przigoda, Rolf Drechsler
Konferenz: 42nd International Symposium on Multiple-Valued Logic (ISMVL)
Pdf | Referenz: pp. 69-74, Victoria, Canada, 2012

Synthesis of Reversible Circuits with Minimal Lines for Large Functions
Autor: Mathias Soeken, Robert Wille, Christoph Hilken, Nils Przigoda, Rolf Drechsler
Konferenz: Asia and South Pacific Design Automation Conference (ASP-DAC)
Pdf | Referenz: pp. 85-92, Sydney, 2012

Integrating an SMT-based Model Finder into USE
Autor: Nils Przigoda, Frank Hilken, Judith Peters, Robert Wille, Martin Gogolla, Rolf Drechsler
Workshop: Workshop on Model-Driven Engineering, Verification, and Validation (MoDeVVa)
Referenz: Saint-Malo, France, 2016

Towards an Automatic Approach for Restricting UML/OCL Invariability Clauses
Autor: Nils Przigoda, Judith Peters, Mathias Soeken, Robert Wille, Rolf Drechsler
Workshop: Workshop on Model-Driven Engineering, Verification, and Validation (MoDeVVa)
Referenz: Ottawa, Canada, 2015

Verbesserung der Fehlersuche in inkonsistenten formalen Modellen
Autor: Nils Przigoda, Robert Wille, Rolf Drechsler
Workshop: 18. ITG/GMM/GI-Workshop Methoden und Beschreibungssprachen zur Modellierung und Verifikation von Schaltungen und Systemen (MBMV'15)
Referenz: Chemnitz, Germany, 2015

Synthesis of Reversible Circuits with Minimal Lines for Large Functions
Autor: Mathias Soeken, Robert Wille, Christoph Hilken, Nils Przigoda, Rolf Drechsler
Workshop: Workshop on Reversible Computation
Referenz: pp. 59-70, Gent, 2011

« zurück


©2023 | AG Rechnerarchitektur | Kontakt | Impressum & Datenschutz