My research and teaching interests include logic synthesis and formal verification like equivalence checking of VLSI circuits, especially using decision diagrams. The main goals of my work are their algorithmic improvement and the development of novel graph-based data structures to increase the efficiency of CAD systems for integrated circuits in technical systems.