HOME | KONTAKT

Logo Universität Bremen
LOGO AGRA | AG Rechnerarchitektur



Arbeitsgruppe Rechnerarchitektur / AGRA | Informatik | FB03 | Universität Bremen

Dipl.-Inf. Alexander Finder


Bisher habe ich mich mit heuristischen und exakten Optimierungsverfahren in der Logiksynthese befasst. Meine aktuellen Forschungsinteressen liegen in der Analyse und dem Debugging von Schaltkreisen. Konkreter bedeutet dies die automatische Fehlererkennung und -behebung.

WiMi

Evaluating Debugging Algorithms from a Qualitative Perspective
Autor: Alexander Finder, Görschwin Fey
Buchtitel: System Specification and Design Languages: Selected Contributions from FDL 2010 | Herausgeber: Tom J. Kazmierski, Adam Morawiec
Verlag: Springer
Format: Hardcover (2012)

Debugging hardware designs using dynamic dependency graphs
Autor: Jan Malburg, Alexander Finder, Görschwin Fey
Zeitschrift: Microprocessors and Microsystems (MICPRO)
Details: DOI: 10.1016/j.micpro.2016.10.004 (2016)

A Simulation Based Approach for Automated Feature Localization
Autor: Jan Malburg, Alexander Finder, Görschwin Fey
Zeitschrift: IEEE Trans. on CAD of Integrated Circuits and Systems
Details: DOI: 10.1109/TCAD.2014.2360462, Volume:33, Issue: 12, pp. 1886-1899 (2014)

Latency Analysis for Sequential Circuits
Autor: Alexander Finder, André Sülflow, Görschwin Fey
Zeitschrift: IEEE Trans. on CAD of Integrated Circuits and Systems
Details: DOI: 10.1109/TCAD.2013.2292501, Volume 33, Number 4, pp. 643-647 (2014)

Analyse dynamischer Abhängigkeitsgraphen zum Debugging von Hardwaredesigns
Autor: Jan Malburg Alexander Finder Görschwin Fey
Konferenz: 7. ITG/GMM/GI-Fachtagung Zuverlässigkeit und Entwurf (ZuE2013)
Pdf | Referenz: pp. 59-66, Dresden, Germany, 2013

Debugging HDL Designs Based on Functional Equivalences with High-Level Specifications
Autor: Alexander Finder, Jan-Philipp Witte, Görschwin Fey
Konferenz: 16th IEEE Symposium on Design and Diagnostics of Electronic Circuits and Systems (DDECS)
Pdf | Referenz: Karlovy Vary, Czech Republic, 2013

Tuning Dynamic Data Flow Analysis to Support Design Understanding
Autor: Jan Malburg, Alexander Finder, Görschwin Fey
Konferenz: Design, Automation and Test in Europe (DATE'13)
Pdf | Referenz: pp. 1179-1184, Grenoble, France, 2013

FoREnSiC - An Automatic Debugging Environment for C Programs
Autor: Roderick Bloem, Rolf Drechsler, Görschwin Fey, Alexander Finder, Georg Hofferek, Robert Könighofer, Jaan Raik, Urmas Repinski, André Sülflow
Konferenz: Haifa Verification Conference (HVC)
Pdf | Referenz: Haifa, 2012

Automated Feature Localization for Hardware Designs using Coverage Metrics
Autor: Jan Malburg, Alexander Finder, Görschwin Fey
Konferenz: Design Automation Conference (DAC)
Pdf | Referenz: pp. 941-946, San Francisco, 2012

Latency Analysis for Sequential Circuits
Autor: Alexander Finder, André Sülflow, Görschwin Fey
Konferenz: 16th IEEE European Test Symposium (ETS)
Pdf | Referenz: pp. 129-134, Trondheim, 2011

Evaluating Debugging Algorithms from a Qualitative Perspective
Autor: Alexander Finder, Görschwin Fey
Konferenz: Forum on specification & Design Languages (FDL)
Pdf | Referenz: pp. 37-42, Southampton, 2010

An Evolutionary Algorithm for Optimization of Pseudo Kronecker Expressions
Autor: Alexander Finder, Rolf Drechsler
Konferenz: 40th International Symposium on Multiple-Valued Logic (ISMVL)
Pdf | Referenz: pp. 150-155, Barcelona, 2010

Automated Feature Localization for Hardware Designs using Coverage Metrics
Autor: Jan Malburg, Alexander Finder, Görschwin Fey
Workshop: 15. Workshop Methoden und Beschreibungssprachen zur Modellierung und Verifikation von Schaltungen und Systemen (MBMV)
Pdf | Referenz: pp. 85-96, Kaiserslautern, Germany, 2012

Improving ESOP-based Synthesis of Reversible Logic Using Evolutionary Algorithms
Autor: Rolf Drechsler, Alexander Finder, Robert Wille
Workshop: 6th European Workshop on Hardware Optimization Techniques (EvoHOT)
Pdf | Referenz: Applications of Evolutionary Computation, LNCS 6625, pp. 151-161, Turin, 2011

Latency Analysis for Sequential Circuits
Autor: Alexander Finder, André Sülflow, Görschwin Fey
Workshop: 23. GI/GMM/ITG Workshop Testmethoden und Zuverlässigkeit von Schaltungen und Systemen - TuZ 2011
Pdf | Referenz: Passau, 2011

Evaluating Debugging Algorithms from a Qualitative Perspective
Autor: Alexander Finder, Görschwin Fey
Workshop: International Workshop on Boolean Problems
Pdf | Referenz: Freiberg, 2010

« zurück


©2023 | AG Rechnerarchitektur | Kontakt | Impressum & Datenschutz