HOME | KONTAKT

Logo Universität Bremen
LOGO AGRA | AG Rechnerarchitektur



Arbeitsgruppe Rechnerarchitektur / AGRA | Informatik | FB03 | Universität Bremen

Sallar Ahmadi-Pour, M.Sc.


Im Kontext des Forschungsprojektes Scale4Edge arbeite ich an Methoden zur Verifikation und Validierung von eingebetteten Systemen zwischen verschiedenen Abstraktionebenen. Zentraler Aspekt ist die offene RISC-V Befehlssatzarchitektur, welche die Schnittstelle zwischen Software und Hardware bereitstellt.

WiMi

+49 421 218-63946

MZH 4290

sallar@uni-bremen.de

Synergistic Verification of Hardware Peripherals through Virtual Prototype Aided Cross-Level Methodology Leveraging Coverage-Guided Fuzzing and Co-Simulation
Autor: Sallar Ahmadi-Pour, Mathis Logemann, Vladimir Herdt, Rolf Drechsler
Zeitschrift: Chips
Details: DOI: 10.3390/chips2030012, Volume 2, Issue 3, pp. 195-208 (2023)

MARADIV: Library of MAGIC based Approximate Restoring Array Divider Benchmark Circuits for In-Memory Computing Using Memristors
Autor: Chandan Kumar Jha, Sallar Ahmadi-Pour, Rolf Drechsler
Zeitschrift: IEEE Transactions on Circuits and Systems II: Express Briefs
Details: DOI: 10.1109/TCSII.2023.3242976, Volume: 70 Issue: 7 (2023)

The MicroRV32 framework: An Accessible and Configurable Open Source RISC-V Cross-Level Platform for Education and Research
Autor: Sallar Ahmadi-Pour, Vladimir Herdt, Rolf Drechsler
Zeitschrift: Journal of Systems Architecture - Embedded Software Design (JSA)
Details: DOI: 10.1016/j.sysarc.2022.102757, Volume 133, 2022 (2022)

LLM-guided Formal Verification Coupled with Mutation Testing
Autor: Muhammad Hassan, Sallar Ahmadi-Pour, Khushboo Qayyum, Chandan Kumar Jha, Rolf Drechsler
Konferenz: Design, Automation and Test in Europe Conference (DATE)
Pdf | Referenz: Valencia, Spain, 2024

Input Distribution Aware Library of Approximate Adders Based on Memristor-Aided Logic
Autor: Chandan Kumar Jha, Sallar Ahmadi-Pour, Rolf Drechsler
Konferenz: International Conference on VLSI Design (VLSID)
Pdf | Referenz: Kolkata, India, 2024

Security Coverage Metrics for Information Flow at the System Level
Autor: Ece Nur Demirhan Coskun, Sallar Ahmadi-Pour, Muhammad Hassan, Rolf Drechsler
Konferenz: Asia and South Pacific Design Automation Conference (ASP-DAC)
Pdf | Referenz: Incheon Songdo Convensia, South Korea, 2024

Virtual Prototypes and Open Source Hardware Design in Research and Education
Autor: Sallar Ahmadi-Pour, Rolf Drechsler
Konferenz: The premier open source silicon conference (ORConf)
Referenz: Munich, Germany, 2023

Hidden in Plain Sight: A Detailed Investigation of Selectively Increasing Local Density to Camouflage and Robustify Against Optical Probing Attacks
Autor: Sajjad Parvin, Chandan Kumar Jha, Sallar Ahmadi-Pour, Frank Sill Torres, and Rolf Drechsler
Konferenz: IEEE International Test Conference India (ITC India)
Pdf | Referenz: Bengaluru, India, 2023

Lo-RISK: Design of a Low Optical Leakage and High Performance RISC-V Core
Autor: Sajjad Parvin, Sallar Ahmadi-Pour, Chandan Kumar Jha, Frank Sill Torres, Rolf Drechsler
Konferenz: IEEE INTERNATIONAL CONFERENCE ON OMNI-LAYER INTELLIGENT SYSTEMS (IEEE COINS)
Pdf | Referenz: Berlin, Germany, 2023

Identification of ISA-Level Mutation-Classes for Qualification of RISC-V Formal Verification
Autor: Milan Funck, Sallar Ahmadi-Pour, Vladimir Herdt, Rolf Drechsler
Konferenz: Forum on Specification & Design Languages (FDL)
Pdf | Referenz: Turin, Italy, 2023

Task Mapping and Scheduling in FPGA-based Heterogeneous Real-time Systems: A RISC-V Case-Study
Autor: Sallar Ahmadi-Pour, Sangeet Saha, Vladimir Herdt, Rolf Drechsler and Klaus McDonald-Maier
Konferenz: Euromicro Conference on Digital System Design (DSD)
Pdf | Referenz: Gran Canaria, Spain, 2022

RISC-V AMS VP: An Open Source Evaluation Platform for Cyber-Physical Systems
Autor: Sallar Ahmadi-Pour, Vladimir Herdt, Rolf Drechsler
Konferenz: Forum on Specification & Design Languages (FDL)
Pdf | Referenz: Antibes, France, 2021

LLM-Assisted High Quality Invariants Generation for Formal Verification
Autor: Khushboo Qayyum, Sallar Ahmadi-Pour, Muhammad Hassan, Chandan Kumar Jha, Rolf Drechsler
Workshop: University Fair at Design, Automation and Test in Europe (DATE)
Referenz: Valencia, Spain, 2024

Towards Completeness: Security Coverage for System Level IFT
Autor: Ece Nur Demirhan Coskun, Sallar Ahmadi-Pour, Muhammad Hassan, Rolf Drechsler
Workshop: Methoden und Beschreibungssprachen zur Modellierung und Verifikation von Schaltungen und Systemen (MBMV)
Pdf | Referenz: Landau, Germany, 2024

Expanding RISC-V Horizons: Streamlining Heterogeneous Systems Evaluation with Open Source RISC-V AMS VP Framework
Autor: Sallar Ahmadi-Pour, Muhammad Hassan, Rolf Drechsler
Workshop: RISC-V Summit Europe
Pdf | Referenz: Barcelona, Spain, 2023

Towards Comprehensive Verification of Hardware and Software for RISC-V based Embedded Systems
Autor: Niklas Bruns, Sallar Ahmadi-Pour, Sören Tempel, Rolf Drechsler
Workshop: Methoden und Beschreibungssprachen zur Modellierung und Verifikation von Schaltungen und Systemen (MBMV)
Pdf | Referenz: Freiburg, Germany, 2023

OPTI-RISK: Design of an Optical Probing Attack Hardened RISC-V Core with an Industrially Compatible CMOS Gate Library
Autor: Sajjad Parvin, Sallar Ahmadi-Pour, Chandan Kumar Jha, Frank Sill Torres, and Rolf Drechsler
Workshop: 5th RISC-V Activity Workshop
Referenz: Berlin, Germany, 2022

MicroRV32: An Open Source RISC-V Cross-Level Platform for Education and Research
Autor: Sallar Ahmadi-Pour, Vladimir Herdt, Rolf Drechsler
Workshop: Design Automation for CPS and IoT (DESTION)
Pdf | Referenz: Nashville, USA, 2021

Constrained Random Verification for RISC-V: Overview, Evaluation and Discussion
Autor: Sallar Ahmadi-Pour, Vladimir Herdt, Rolf Drechsler
Workshop: Methoden und Beschreibungssprachen zur Modellierung und Verifikation von Schaltungen und Systemen (MBMV)
Pdf | Referenz: München, Germany, 2021

MicroRV32: A SpinalHDL based RISC-V Implementation for FPGAs
Autor: Sallar Ahmadi-Pour, Vladimir Herdt and Rolf Drechsler
Workshop: University Booth at Design, Automation and Test in Europe (DATE)
Pdf | Referenz: Grenoble, France, 2021

« zurück


©2023 | AG Rechnerarchitektur | Kontakt | Impressum & Datenschutz